An in detail design of digital window comparators is presented. This comparator can be used for the on-chip (and potentially on-line) response evaluation of analogue circuits. The analysis shows that if the design parameter β is in the order of 1 . . . 0,36 for the NOR and 1 . . . 2,8 for the NAND good results for the comparator can be achieved and the variation of the window position is limited to 5%. Parameter and temperature drifts are discussed along with results from characterisation. The results can be extended to deep-submicron technologies if the respective equations are used to derive the logical threshold and beta values. A simplified comparator is described that also allows the localisation of the evaluated signal. The conditions for the implementation of the window comparators into Design-for-Testability schemes are outlined. It is demonstrated that the digital window comparator can be implemented in the digital part of the mixed-signal integrated circuit.

Design of Digital Window Comparators and their Implementation within Mixed-Signal DfT Schemes / De Venuto, D.; Ohletz, M. J.; Riccò, B.. - In: ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING. - ISSN 0925-1030. - STAMPA. - 35:2-3(2003), pp. 157-168. [10.1023/A:1024178515942]

Design of Digital Window Comparators and their Implementation within Mixed-Signal DfT Schemes

De Venuto, D.;
2003-01-01

Abstract

An in detail design of digital window comparators is presented. This comparator can be used for the on-chip (and potentially on-line) response evaluation of analogue circuits. The analysis shows that if the design parameter β is in the order of 1 . . . 0,36 for the NOR and 1 . . . 2,8 for the NAND good results for the comparator can be achieved and the variation of the window position is limited to 5%. Parameter and temperature drifts are discussed along with results from characterisation. The results can be extended to deep-submicron technologies if the respective equations are used to derive the logical threshold and beta values. A simplified comparator is described that also allows the localisation of the evaluated signal. The conditions for the implementation of the window comparators into Design-for-Testability schemes are outlined. It is demonstrated that the digital window comparator can be implemented in the digital part of the mixed-signal integrated circuit.
2003
Design of Digital Window Comparators and their Implementation within Mixed-Signal DfT Schemes / De Venuto, D.; Ohletz, M. J.; Riccò, B.. - In: ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING. - ISSN 0925-1030. - STAMPA. - 35:2-3(2003), pp. 157-168. [10.1023/A:1024178515942]
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11589/10247
Citazioni
  • Scopus 1
  • ???jsp.display-item.citation.isi??? 0
social impact