The paper describes a 10-bits three channels phase shifter in 0.35 μm SiGe BiCMOS technology. The chip was designed for control an Active Electronically Phase Array (AESA). It is composed by a digital Phase Control Block (PCB) which generates square waves with a minimum phase shift of 0.3515° and an output frequency of 1.953MHz; the system clock is 2GHz. Besides the PLLs and the VCOs are external components in order to validate the frequency-independence of the architecture proposed. As expected from the simulations, the maximum phase error is less than 0.1° and the rms phase error is less than 0.06°. The complete systems at 2.45GHz with almost the same maximum phase error and rms confirm the validity of the architecture

A 10-bits three channels phase shifter integrated circuit for Active Electronic Scanned Array applications / Coviello, Giuseppe; Piccinni, G; Avitabile, G; Margiotta, N. - ELETTRONICO. - 51:(2015), pp. 156-160. (Intervento presentato al convegno 19th International Conference on Circuits (CSCC '15) tenutosi a Zakynthos, Greece nel July 16-20, 2015).

A 10-bits three channels phase shifter integrated circuit for Active Electronic Scanned Array applications

Coviello;Avitabile G;Margiotta N
2015-01-01

Abstract

The paper describes a 10-bits three channels phase shifter in 0.35 μm SiGe BiCMOS technology. The chip was designed for control an Active Electronically Phase Array (AESA). It is composed by a digital Phase Control Block (PCB) which generates square waves with a minimum phase shift of 0.3515° and an output frequency of 1.953MHz; the system clock is 2GHz. Besides the PLLs and the VCOs are external components in order to validate the frequency-independence of the architecture proposed. As expected from the simulations, the maximum phase error is less than 0.1° and the rms phase error is less than 0.06°. The complete systems at 2.45GHz with almost the same maximum phase error and rms confirm the validity of the architecture
2015
19th International Conference on Circuits (CSCC '15)
978-1-61804-319-1
A 10-bits three channels phase shifter integrated circuit for Active Electronic Scanned Array applications / Coviello, Giuseppe; Piccinni, G; Avitabile, G; Margiotta, N. - ELETTRONICO. - 51:(2015), pp. 156-160. (Intervento presentato al convegno 19th International Conference on Circuits (CSCC '15) tenutosi a Zakynthos, Greece nel July 16-20, 2015).
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11589/22892
Citazioni
  • Scopus ND
  • ???jsp.display-item.citation.isi??? ND
social impact