

A Novel Non-Volatile Optoelectronic Memory: The Photon-Triggered FGMOS

Martino De Carlo 

Abstract—A novel non-volatile opto-electronic memory at a wavelength of 850 nm is presented. The memorization principle exploits the same concept of floating-gate metal-oxide-semiconductor (FGMOS) memories, i.e. the trapping of charges in a floating gate. The basic memory cell of the Photon-Triggered FGMOS (PTFGMOS) is realized through the physical combination of a FGMOS and a silicon waveguided structure; each photon absorbed by silicon generates an electron-hole pair. The high voltage applied to the control gate of the FGMOS attracts the generated free electrons towards the floating gate, trapping them (tunnel effect) even after the control gate voltage is lowered. Hence, the electrons trapped in the floating gate affect the threshold voltage of the MOSFET, thus making the memory easily readable electrically. The device provides a useful way to directly store the information from the optical to the electrical domain. The footprint of the designed PTFGMOS single cell is $5 \mu\text{m} \times 2 \mu\text{m}$.

Index Terms—Optoelectronic memory, floating gate, non-volatile, storage, MOSFET, FGMOS.

I. INTRODUCTION

THE recent achievements in the area of integrated optical memories and the increasing adoption of optical interconnects in the Datacom and Computercom Industries explain the growing interest for information storage directly from the optical domain, with fast access and storage time, high density and increased bandwidth [1]. Specifically, non-volatile memories enable the possibility of retaining stored information even after the power is switched off. The interest for non-volatile optical memories has been further pushed forward thanks to the growing attention to neural networks and their photonic implementation with neuromorphic circuits [2], [3], [4]. Some solutions to realize non-volatile optical memories make use of phase-change materials (PCMs) [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15]. There are also some different recent approaches proposed to achieve non-volatile memorization of light, using organic materials [16], [17], [18], for high-density and low-power storage. Different solutions make use of magnetic materials [19], [20]. In [21], an electrically programmable optical non-volatile memory has been experimentally proved, showing the idea a floating gate metal-oxide-semiconductor (FGMOS) to modulate the optical phase in a silicon ring resonator.

Manuscript received 15 April 2024; revised 1 May 2024; accepted 11 May 2024. Date of publication 16 May 2024; date of current version 28 June 2024. The review of this letter was arranged by Editor V. Moroz.

The author is with the Department of Electrical and Information Engineering, Politecnico di Bari, 70126 Bari, Italy (e-mail: decarlo@poliba.it).

Color versions of one or more figures in this letter are available at <https://doi.org/10.1109/LED.2024.3402093>.

Digital Object Identifier 10.1109/LED.2024.3402093

In this work, a novel device is shown and simulated to realize an optoelectronic memory working at a wavelength of 850 nm, the Photon-Triggered Floating Gate Metal-Oxide-Semiconductor (PTFGMOS). The device can store the optical information as electrons trapped in a floating gate. The memory is fully CMOS compatible; it makes use of silicon and silicon nitride.

II. THE PHOTON-TRIGGERED FGMOS

The idea presented in this work is based on the concept of the FGMOS. FGMOSs (widely used in flash memories) are peculiar MOSFETs able to permanently trap charges in a floating gate, thus modifying the threshold voltage of the MOSFET, realizing a non-volatile memory [22]. In this work, the concept of an FGMOS is combined with an optical waveguide; when high voltage is applied to the gate and no current flows between source and drain (they are both configured as high impedance), an optical absorbing medium (silicon) efficiently converts the guided photons at 850 nm to an electron-hole pair. Thanks to the high voltage applied to the control gate, the photogenerated electrons are attracted next to the boundary with the top insulator (SiO_2) and some of them get trapped (stored information) into the floating gate (due to the tunnel effect). The presence of a negative charge in the floating gate influences the threshold voltage of the MOSFET, making the memorized information easily readable, as in FGMOSs. Since the presence of photons triggers the generation of electrons that get trapped in the floating gate, the device will be called Photon-Triggered FGMOS (PTFGMOS). The device is supposed to be placed inside a complex photonic integrated circuit (including low-loss waveguides), so silicon nitride (Si_3N_4) has been chosen to realize the waveguides that are end-fire coupled to the PTFGMOS to minimize the footprint of the memory cell. The device, shown in Fig. 1a, comprises the PTFGMOS cell (cross section in Fig. 1c) and a low-loss silicon nitride waveguide (cross section in Fig. 1b). Finite Elements Method (FEM) and optical propagation simulations have been performed to simulate the device.

III. DEVICE MODELING

A. Semiconductor Analysis

For the semiconductor (silicon) 2D simulations, the Drift-Diffusion model [23], described by differential equations (1.a-1.e), has been solved through a general-purpose FEM solver:

$$\mathbf{J}_n = eD_n \nabla n + n\mu_n \nabla E_c - enD_n \nabla \ln(N_c) \quad (1.a)$$

$$\mathbf{J}_p = -eD_p \nabla p + p\mu_p \nabla E_v + epD_p \nabla \ln(N_v) \quad (1.b)$$

$$\frac{\partial n}{\partial t} = G_n - R_n + \frac{1}{e} \nabla \cdot \mathbf{J}_n \quad (1.c)$$

$$\frac{\partial p}{\partial t} = G_p - R_p - \frac{1}{e} \nabla \cdot \mathbf{J}_p \quad (1.d)$$




Fig. 1. (a) Rendering of a PTFGMOS cell fed by a Si₃N₄ waveguide. (b) Si₃N₄ waveguide cross section. (c) PTFGMOS cross section.

$$\nabla \cdot \mathbf{E} = \frac{\rho}{\epsilon} \quad (1.e)$$

where $n(p)$ is the carrier concentration of electrons (holes), e is the charge of the electron, J_n (J_p) the current densities of electrons (holes), D_n (D_p) is the constant diffusion coefficient for electrons (holes) and μ_n (μ_p) is the mobility (assumed to be constant) of electrons (holes); G_n (R_n) and G_p (R_p) are the rates of electrons and holes generation (recombination), respectively; E_c (E_v) is the conduction (valence) band energy; \mathbf{E} is the electric field; N_c and N_v represent the effective density of states in conduction and valence band, respectively. Finally, ϵ is the permittivity and ρ is the charge density.

The main effect realizing the trapping of carriers in the floating gate is the tunnel effect. The tunnel barrier boundary condition between the semiconductor region and the oxide has been modeled using the following equations [22]:

$$\mathbf{n} \cdot \mathbf{J}_n = +A_{FN}^n E_{ins}^2 e^{-\frac{B_{FN}^n}{E_{ins}}} \quad (2)$$

$$\mathbf{n} \cdot \mathbf{J}_p = 0 \quad (3)$$

with \mathbf{n} the normal vector to the surface at the boundary; A_{FN}^n and B_{FN}^n are the Fowler-Nordheim coefficients [22]; E_{ins} is the normal component of the electric field in the insulating layer. The optical transitions in the semiconductor are modelled with generation rates for electrons ($G_{n,abs}$) and holes ($G_{p,abs}$) [24]:

$$G_{n,abs} = G_{p,abs} = \alpha \Phi = \frac{\alpha S}{\hbar \omega} \quad (4)$$

where α is the power absorption coefficient, Φ is the photon flux, ω is the angular frequency of incident photons, S is the Poynting vector (along the optical propagation direction, z), and \hbar is the reduced Planck constant.

Drain, source and bulk contacts have been simulated to be ohmic. The gate has been simulated to have a contact work function of 4 eV.

IV. NUMERICAL SIMULATIONS

For the 2D semiconductor simulations, an out-of-plane thickness of $W = 5 \mu\text{m}$ has been used. The doping concentration in the source and drain regions is 10^{18}cm^{-3} . The doping




Fig. 2. Poynting vector along z in the PTFGMOS, arbitrary units.

concentration in the lightly p-doped substrate is 10^{16}cm^{-3} . The source and drain regions are $600 \text{nm} \times 200 \text{nm}$ and are separated by 800nm . The thickness (d_t) of the SiO₂ layer separating the floating gate and the silicon in the tunneling region is 8nm , that is assumed to be a conservative value for repeatability and endurance [25]. The width (w_t) of the tunneling interface, that should be designed as a trade-off between endurance and speed (a larger tunneling region usually involves higher capacitance and slower writing time), has been chosen to be 280nm (Fig. 2). The distance between the control gate and the floating gate is 15nm (sufficiently high to avoid a second tunneling effect). For the simulations, a structured full-quad mesh composed by rectangular elements ($2 \text{nm} \times 0.4 \text{nm}$) has been used at the interface region between the semiconductor and the top oxide. In details, an $800 \text{nm} \times 10 \text{nm}$ fine-meshed layer in the semiconductor and a $280 \text{nm} \times 8 \text{nm}$ fine-meshed layer in the oxide tunneling region were defined. Elsewhere, an unstructured triangular mesh limited by a maximum size of 40nm has been adopted, except for the boundaries of the source and drain regions and of the control and floating gates, where the maximum mesh size has been limited to 10nm .

A. Optical Simulations

The cross section of the PTFGMOS consists of a 400-nm -high silicon slab, and an additional $700 \times 600 \text{nm}^2$ silicon region buried in SiO₂. Refractive indices of 3.65, 2.021 and 1.4525 have been used for silicon, silicon nitride and silicon dioxide, respectively, and an extinction coefficient $k_{Si} = 0.004$ (from which the power absorption coefficient, α , can be derived as $\alpha = 4\pi k_{Si} / \lambda$, with λ the optical wavelength) for silicon [26]. The real part of the effective refractive index of the PTFGMOS has been calculated to be 3.590, for $\lambda = 850 \text{nm}$. The normalized Poynting vector along the propagation direction of the optical mode is shown in Fig. 2. The insertion loss at the end-fire coupling between the silicon nitride waveguide (Fig. 1b) mode (having effective refractive index equal to 1.886) and the PTFGMOS (Fig. 1c) one has been evaluated with optical simulations (EigenMode Expansion, EME, [27] simulations with Perfectly Matched Layer boundary conditions at the edges of the simulation region) to be around 1 dB. By combining optical and semiconductor simulations (with Eq. (4)) in the PTFGMOS region, it has been possible to simulate the writing, the reading, and the erasing operations.

B. Hysteresis in the PTFGMOS

The photogenerated electrons get trapped in the floating gate in a non-volatile way, thanks to the high voltage applied to the control gate. The non-volatility of the memory has been checked by verifying the presence of hysteresis when applying a sinusoidal voltage (with three different frequencies) to the control gate of the PTFGMOS cell (in the presence of




Fig. 3. (a) Hysteresis in the PTFGMOS, for a sinusoidal input at the gate voltage (drain and source in high impedance). (b) V_G and Q_F vs time during writing (with optical power of $0 \mu\text{W}$ and $10 \mu\text{W}$) and erasing operations. (c) Q_F after writing as a function of the input optical power for three values of the tunnel thickness (d_t). (d) Q_F as a function of the width (w_t) of the tunnelling region, for three values of the tunnel thickness (d_t).

$10 \mu\text{W}$ of input light in TE mode), while keeping the drain and source contacts as high impedance (Fig. 3a). For positive gate voltages, $A_{FN}^n = 1.23 \cdot 10^{-6} \text{A/V}^2$ and $B_{FN}^n = 237 \text{MV/cm}$ have been used, whereas for negative gate voltages, $A_{FN}^n = 1.82 \cdot 10^{-7} \text{A/V}^2$ and $B_{FN}^n = 188 \text{MV/cm}$ [22].

C. Writing, Reading and Erasing

The writing operation has been simulated (Fig. 3b). An analysis in the time domain has been performed, by considering a voltage pulse applied to the control gate (V_G) with a peak value of 20V both in the absence and in the presence of light ($10 \mu\text{W}$ in the fundamental TE mode). The control gate pulse consists of 200ns with a high state voltage of 20V , with additional 50ns transition zone at the start and 50ns transition zone at the end of the pulse. In the presence of light, the photogenerated electrons get trapped in the floating gate, leading to a value of trapped charge $Q_F = -13.6 \text{fC}$. In the absence of light, the change in the trapped charge in the floating gate is negligible when the gate pulse is applied. This represents the effectiveness of the writing operation. In fact, the trapped charges in the two cases (presence and absence of input light of $10 \mu\text{W}$) are distinguishable after the control gate pulse finishes. The charge trapped in the floating gate is much lower than in the cases shown in Fig. 3a, because of the fast writing time, compared to the slow (sinusoidal) inputs in Fig. 3a. Fig. 3c shows the dependence of the charge Q_F as a function of the input optical power (with the same writing gate pulse used in simulations in Fig. 3b), for three values of the tunnel thickness (d_t), around the chosen value of 8nm . It is evident that for input power higher than $10 \mu\text{W}$, the stored charge can be considered approximately constant. Fig. 3d shows the trapped charge (after the same writing gate pulse used in simulations in Fig. 3b) as a function of the width, w_t , of the tunnelling interface, for three values of the tunnel thickness (d_t).

To erase a written PTFGMOS cell, high reversed voltage is applied to the control gate, with source, drain and base contacts grounded. A voltage pulse of -20V (with a duration of 194ns , with additional 50ns at the start transition zone and 50ns at the end transition zone) has been applied to the control gate, to force the erasing operation in the memory (Fig. 3b).

The reading operation is based on the change in the threshold voltage of the PTFGMOS in the presence of trapped electrons in the floating gate. As it can be seen from Fig. 4a, the threshold voltage (V_{T1}) in case of $Q_F = -13.6 \text{fC}$ is higher than the threshold voltage (V_{T0}) corresponding to zero trapped charge. By applying a control gate voltage of $V_R = 1.25 \text{V}$, a current of $40 \mu\text{A}$ can be obtained in case of written memory, for $V_{DS} = 100 \text{mV}$, whereas negligible current is obtained in no charge condition. Since the device can be implemented in an electronic circuit, a proposal for its electrical symbol is shown in Fig. 4b.




Fig. 4. (a) Reading. I_{DS} vs V_G , for the two values of Q_F ($V_{DS} = 0.1\text{V}$). (b) Proposal for an electrical symbol for the PTFGMOS.




Fig. 5. PTFGMOS NAND array (writing, reading and erasing).

V. PTFGMOS ARRAY

Fig. 5 shows a schematic for the writing, reading and erasing processes in a PTFGMOS array. For the writing operation, the wordline (WL_1 in Fig. 5) is set at $V_{PGM} = 20 \text{V}$. Simultaneously, the presence of light in the waveguide crossing all the PTFGMOSs in the same bitline (BL_k), enables the identification of the single cell to be written (Fig. 5). It should be noticed that the wordline (WL) contacts, connected to the control gates, are arranged to be perpendicular to the direction of the waveguide, as shown in Fig. 5. Since each PTFGMOS cell absorbs around 25% of optical power, ten WLS would require an input power of $180 \mu\text{W}$ (to ensure at least $10 \mu\text{W}$ reaching the last PTFGMOS on the same BL). During the reading operation, the drain selection line (DSL) and the source selection line (SSL) voltages are set to make the corresponding transistors work as pass transistors, as it happens in classical NAND flash memories, and the gate voltage of the PTFGMOS to be read (WL_1 in Fig. 5) is set to $V_R = 1.25 \text{V}$, whereas the other WLS are set to a voltage V_{PASS} higher than both V_{T0} and V_{T1} . Finally, during the erasing process, an entire WL is erased with $V_{CLR} = -20 \text{V}$ and bulk set to 0V .

VI. CONCLUSION

A Photon-Triggered Floating Gate Metal-Oxide-Semiconductor (PTFGMOS) has been presented as a non-volatile optoelectronic memory. It could pave the way to new low-cost applications, including neuromorphic photonics.

REFERENCES

- [1] T. Alexoudi, G. T. Kanellos, and N. Pleros, "Optical RAM and integrated optical memories: A survey," *Light, Sci. Appl.*, vol. 9, no. 1, p. 91, May 2020, doi: [10.1038/s41377-020-0325-9](https://doi.org/10.1038/s41377-020-0325-9).
- [2] Z. Cheng, C. Ríos, W. H. P. Pernice, C. D. Wright, and H. Bhaskaran, "On-chip photonic synapse," *Sci. Adv.*, vol. 3, no. 9, Sep. 2017, Art. no. e1700160, doi: [10.1126/sciadv.1700160](https://doi.org/10.1126/sciadv.1700160).
- [3] A. L. Hodgkin and A. F. Huxley, "A quantitative description of membrane current and its applications to conduction and excitation in nerve," *J. Physiol.*, vol. 117, no. 4, pp. 500–544, Aug. 1952, doi: [10.1113/jphysiol.1952.sp004764](https://doi.org/10.1113/jphysiol.1952.sp004764).
- [4] X. Chen, Y. Xue, Y. Sun, J. Shen, S. Song, M. Zhu, Z. Song, Z. Cheng, and P. Zhou, "Neuromorphic photonic memory devices using ultrafast, non-volatile phase-change materials," *Adv. Mater.*, vol. 35, no. 37, Jul. 2022, Art. no. 2203909, doi: [10.1002/adma.202203909](https://doi.org/10.1002/adma.202203909).
- [5] M. Wuttig, H. Bhaskaran, and T. Taubner, "Phase-change materials for non-volatile photonic applications," *Nature Photon.*, vol. 11, no. 8, pp. 465–476, Aug. 2017, doi: [10.1038/nphoton.2017.126](https://doi.org/10.1038/nphoton.2017.126).
- [6] W. H. P. Pernice and H. Bhaskaran, "Photonic non-volatile memories using phase change materials," *Appl. Phys. Lett.*, vol. 101, no. 17, Oct. 2012, Art. no. 171101, doi: [10.1063/1.4758996](https://doi.org/10.1063/1.4758996).
- [7] X. Li, N. Youngblood, C. Ríos, Z. Cheng, C. D. Wright, W. H. Pernice, and H. Bhaskaran, "Fast and reliable storage using a 5 bit, nonvolatile photonic memory cell," *Optica*, vol. 6, no. 1, pp. 1–6, Dec. 2018, doi: [10.1364/optica.6.000001](https://doi.org/10.1364/optica.6.000001).
- [8] C. Ríos, M. Stegmaier, P. Hosseini, D. Wang, T. Scherer, C. D. Wright, H. Bhaskaran, and W. H. P. Pernice, "Integrated all-photonic non-volatile multi-level memory," *Nature Photon.*, vol. 9, no. 11, pp. 725–732, Sep. 2015, doi: [10.1038/nphoton.2015.182](https://doi.org/10.1038/nphoton.2015.182).
- [9] Z. Cheng, C. Ríos, N. Youngblood, C. D. Wright, W. H. P. Pernice, and H. Bhaskaran, "Device-Level photonic memories and logic applications using phase-change materials," *Adv. Mater.*, vol. 30, no. 32, Jun. 25, 2018, Art. no. 1802435, doi: [10.1002/adma.201802435](https://doi.org/10.1002/adma.201802435).
- [10] K. J. Miller, R. F. Haglund, and S. M. Weiss, "Optical phase change materials in integrated silicon photonic devices: Review," *Opt. Mater. Exp.*, vol. 8, no. 8, p. 2415, Jul. 2018, doi: [10.1364/ome.8.002415](https://doi.org/10.1364/ome.8.002415).
- [11] S. T. Ilie, J. Faneca, I. Zeimpekis, T. D. Bucio, K. Grabska, D. W. Hewak, H. M. H. Chong, and F. Y. Gardes, "Thermo-optic tuning of silicon nitride microring resonators with low loss non-volatile Sb₂S₃ phase change material," *Sci. Rep.*, vol. 12, no. 1, p. 17815, Oct. 2022, doi: [10.1038/s41598-022-21590-w](https://doi.org/10.1038/s41598-022-21590-w).
- [12] J. Faneca, I. Zeimpekis, S. T. Ilie, T. D. Bucio, K. Grabska, D. W. Hewak, and F. Y. Gardes, "Towards low loss non-volatile phase change materials in mid index waveguides," *Neuromorphic Comput. Eng.*, vol. 1, no. 1, Aug. 2021, Art. no. 014004, doi: [10.1088/2634-4386/ac156e](https://doi.org/10.1088/2634-4386/ac156e).
- [13] J. Faneca, L. Trimby, I. Zeimpekis, M. Delaney, D. W. Hewak, F. Y. Gardes, C. D. Wright, and A. Baldycheva, "On-chip sub-wavelength Bragg grating design based on novel low loss phase-change materials," *Opt. Exp.*, vol. 28, no. 11, p. 16394, May 2020, doi: [10.1364/oe.389598](https://doi.org/10.1364/oe.389598).
- [14] A. Manolis, J. Faneca, T. D. Bucio, A. Baldycheva, A. Miliou, F. Y. Gardes, N. Pleros, and C. Vagionas, "Non-volatile integrated photonic memory using GST phase change material on a fully etched Si₃N₄/SiO₂ waveguide," in *Proc. Conf. Lasers Electro-Opt.*, 2020, pp. 1–4, doi: [10.1364/cleo_si.2020.sth3r.4](https://doi.org/10.1364/cleo_si.2020.sth3r.4).
- [15] X. Wang, H. Qi, X. Hu, Z. Yu, S. Ding, Z. Du, and Q. Gong, "Advances in photonic devices based on optical phase-change materials," *Molecules*, vol. 26, no. 9, p. 2813, May 2021, doi: [10.3390/molecules26092813](https://doi.org/10.3390/molecules26092813).
- [16] T. Leydecker, M. Herder, E. Pavlica, G. Bratina, S. Hecht, E. Orgiu, and P. Samorì, "Flexible non-volatile optical memory thin-film transistor device with over 256 distinct levels based on an organic bicomponent blend," *Nature Nanotechnol.*, vol. 11, no. 9, pp. 769–775, Jun. 2016, doi: [10.1038/nnano.2016.87](https://doi.org/10.1038/nnano.2016.87).
- [17] L. A. Frolova, Y. Furmansky, A. F. Shestakov, N. A. Emelianov, P. A. Liddell, D. Gust, I. Visoly-Fisher, and P. A. Troshin, "Advanced nonvolatile organic optical memory using self-assembled monolayers of porphyrin–fullerene dyads," *ACS Appl. Mater. Interfaces*, vol. 14, no. 13, pp. 15461–15467, Mar. 28, 2022, doi: [10.1021/acsami.1c24979](https://doi.org/10.1021/acsami.1c24979).
- [18] X. Wu, S. Lan, D. Hu, Q. Chen, E. Li, Y. Yan, H. Chen, and T. Guo, "High performance flexible multilevel optical memory based on a vertical organic field effect transistor with ultrashort channel length," *J. Mater. Chem. C*, vol. 7, no. 30, pp. 9229–9240, 2019, doi: [10.1039/c9tc02385b](https://doi.org/10.1039/c9tc02385b).
- [19] J. Geler-Kremer, F. Eltes, P. Stark, A. Sharma, D. Caimi, B. J. Offrein, J. Pompeyrine, and S. Abel, "A non-volatile optical memory in silicon photonics," in *Proc. Optical Fiber Commun. Conf.*, 2021, pp. 1–3, doi: [10.1364/ofc.2021.th4i.2](https://doi.org/10.1364/ofc.2021.th4i.2).
- [20] V. Zayets, "High-speed non-volatile optical memory: Achievements and challenges," *Electronics*, vol. 6, no. 1, p. 7, Jan. 2017, doi: [10.3390/electronics6010007](https://doi.org/10.3390/electronics6010007).
- [21] J.-F. Song, X.-S. Luo, A. E.-J. Lim, C. Li, Q. Fang, T.-Y. Liow, L.-X. Jia, X.-G. Tu, Y. Huang, H.-F. Zhou, and G.-Q. Lo, "Integrated photonics with programmable non-volatile memory," *Sci. Rep.*, vol. 6, no. 1, p. 22616, Mar. 2016, doi: [10.1038/srep22616](https://doi.org/10.1038/srep22616).
- [22] A. Concannon, S. Keeney, A. Mathewson, and C. Lombardi, "Two-dimensional numerical analysis of floating-gate EEPROM devices," *IEEE Trans. Electron Devices*, vol. 40, no. 7, pp. 1258–1262, Jul. 1993, doi: [10.1109/16.216430](https://doi.org/10.1109/16.216430).
- [23] A. H. Marshak and C. M. Van Vliet, "Electrical current and carrier density in degenerate materials with nonuniform band structure," *Proc. IEEE*, vol. 72, no. 2, pp. 148–164, Feb. 1984, doi: [10.1109/proc.1984.12836](https://doi.org/10.1109/proc.1984.12836).
- [24] M. Grundmann, *The Physics of Semiconductors an Introduction Including Nanophysics and Applications*. Cham, Switzerland: Springer, 2018.
- [25] C.-Y. Lu, K.-Y. Hsieh, and R. Liu, "Future challenges of flash memory technologies," *Microelectron Eng.*, vol. 86, no. 3, pp. 283–286, Mar. 2009, doi: [10.1016/j.mee.2008.08.007](https://doi.org/10.1016/j.mee.2008.08.007).
- [26] M. A. Green and M. J. Keevers, "Optical properties of intrinsic silicon at 300 K," *Prog. Photovoltaics: Res. Appl.*, vol. 3, no. 3, pp. 189–192, Jan. 1995, doi: [10.1002/pip.4670030303](https://doi.org/10.1002/pip.4670030303).
- [27] D. F. G. Gallagher and T. P. Felici, "Eigenmode expansion methods for simulation of optical propagation in photonics: Pros and cons," *Proc. SPIE*, vol. 4987, pp. 69–82, Jun. 2003, doi: [10.1117/12.473173](https://doi.org/10.1117/12.473173).