This paper presents the analysis and optimization of a cheap polynomial fitting method for built-in Analog to Digital Converters testing. Optimization has been carried on using a high-level mixed-signal cosimulation and codesign tool called CodeSimulink. Measurements have validated the high-level model, which therefore proved to be reliable. The optimization carried on by using the proposed approach, allowed to reach the same accuracy (≈90dB) achieved by the more expensive FFT-based test strategy. The high-level model has then been automatically converted into a VHDL file, which can then be compiled to either FPGA or buitl-in as an ASIC into the converter itself

High-level optimization of built-in self test for analog to digital converters

DE VENUTO, Daniela;
2006

Abstract

This paper presents the analysis and optimization of a cheap polynomial fitting method for built-in Analog to Digital Converters testing. Optimization has been carried on using a high-level mixed-signal cosimulation and codesign tool called CodeSimulink. Measurements have validated the high-level model, which therefore proved to be reliable. The optimization carried on by using the proposed approach, allowed to reach the same accuracy (≈90dB) achieved by the more expensive FFT-based test strategy. The high-level model has then been automatically converted into a VHDL file, which can then be compiled to either FPGA or buitl-in as an ASIC into the converter itself
13th IEEE Mediterranean Electrotechnical Conference, MELECON 2006
1-4244-0088-0
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11589/21559
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact