High-level optimization of built-in self test for analog to digital converters