This paper presents a procedure to analyze the effects of temperature in CNTFET-based NOT gate using a compact semi-empirical model, already proposed by us. The proposed analysis allows to determine the noise margin and static power in different voltage supplies and temperature conditions. In particular the noise margin decreases and static power increases with temperature, so it can be asserted that low temperature is the most advantageous condition. This is true except for the case 100 K - 200 mV where noise margin is much lower than the expected value due to the double peak in gain function. In terms of power, it should be also noted that decreasing temperature from 200 K to 100 K does not produce any remarkable result. The proposed procedure can be applied to analyze the effects of temperature in the design of A/D circuits based on CNTFET.

Analysis of Temperature Effects in the Design of NOT Gate Based on CNTFET / Marani, Roberto; Perri, Anna Gina. - In: INTERNATIONAL JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY. - ISSN 2423-5911. - ELETTRONICO. - 18:3(2022), pp. 167-177.

Analysis of Temperature Effects in the Design of NOT Gate Based on CNTFET

Roberto Marani
Software
;
Anna Gina Perri
Methodology
2022-01-01

Abstract

This paper presents a procedure to analyze the effects of temperature in CNTFET-based NOT gate using a compact semi-empirical model, already proposed by us. The proposed analysis allows to determine the noise margin and static power in different voltage supplies and temperature conditions. In particular the noise margin decreases and static power increases with temperature, so it can be asserted that low temperature is the most advantageous condition. This is true except for the case 100 K - 200 mV where noise margin is much lower than the expected value due to the double peak in gain function. In terms of power, it should be also noted that decreasing temperature from 200 K to 100 K does not produce any remarkable result. The proposed procedure can be applied to analyze the effects of temperature in the design of A/D circuits based on CNTFET.
2022
Analysis of Temperature Effects in the Design of NOT Gate Based on CNTFET / Marani, Roberto; Perri, Anna Gina. - In: INTERNATIONAL JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY. - ISSN 2423-5911. - ELETTRONICO. - 18:3(2022), pp. 167-177.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11589/242380
Citazioni
  • Scopus 0
  • ???jsp.display-item.citation.isi??? ND
social impact