The possibility of using window comparators for on-chip and potentially also on-line response evaluation of analogue circuits is investigated. No additional analogue test inputs are required. The additional circuitry can be either realised by means of standard digital gates taken from an available library or by full custom designed gates. With only a few gates an observation window can be realized, tailored to the application needs. With this approach, the test overhead can be kept extremely low. Due to the low gate capacitance also the load on the observed nodes is very low. Simulation results for some examples show that 100% of all assumed layout-realistic faults could be detected.
|Titolo:||Digital window comparator DfT scheme for mixed-signal ICs|
|Data di pubblicazione:||2002|
|Digital Object Identifier (DOI):||10.1023/A:1014937424827|
|Appare nelle tipologie:||1.1 Articolo in rivista|