In this paper we have implemented a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits, with a significant improvement compared to Wong model. In particular we have obtained a lighter ensuring compile and shorter execution time, without losing in accuracy.

A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part I: Static Analysis / Gelao, Gennaro; Marani, Roberto; Pizzulli, Luciano; Perri, Anna Gina. - In: CURRENT NANOSCIENCE. - ISSN 1573-4137. - STAMPA. - 11:4(2015), pp. 515-526. [10.2174/1573413711666150320231414]

A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part I: Static Analysis

Gelao, Gennaro
Software
;
Marani, Roberto
Methodology
;
Perri, Anna Gina
Conceptualization
2015-01-01

Abstract

In this paper we have implemented a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits, with a significant improvement compared to Wong model. In particular we have obtained a lighter ensuring compile and shorter execution time, without losing in accuracy.
2015
http://www.eurekaselect.com/129701/article
A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part I: Static Analysis / Gelao, Gennaro; Marani, Roberto; Pizzulli, Luciano; Perri, Anna Gina. - In: CURRENT NANOSCIENCE. - ISSN 1573-4137. - STAMPA. - 11:4(2015), pp. 515-526. [10.2174/1573413711666150320231414]
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11589/5835
Citazioni
  • Scopus 54
  • ???jsp.display-item.citation.isi??? 37
social impact