Defect Level Evaluation in an IC Design Environment