The purpose of this paper is to present a methodology for the evaluation of the Defect Level in an IC design environment. The methodology is based on the extension of Williams-Brown formula to nonequiprobable faults, which are collected from the IC layout, using the information on a typical IC process line defect statistics. The concept of weighted fault coverage is introduced, and the Defect Level (DL) evaluated for the Poisson and the negative binomial yield models, It is shown that DL depends on the critical areas associated with undetected faults, and their correspondent defect densities, Simulation results are presented, which highlight that the classic single Line Stuck-At (LSA) fault coverage is a unreliable metric of test quality, Moreover, results show that the efficiency of a given set of test patterns strongly depends on the physical design and defect statistics.
|Titolo:||Defect Level Evaluation in an IC Design Environment|
|Data di pubblicazione:||1996|
|Digital Object Identifier (DOI):||http://dx.doi.org/10.1109/43.541448|
|Appare nelle tipologie:||1.1 Articolo in rivista|