In this paper we simulate the effects of temperature in CNTFETs-based digital circuits, enhancing a compact model, already proposed by us, in which the temperature variation in the drain current equation and in energy bandgap is considered. Using ADS software, we simulate some basic digital circuits including NOT, NOR and NAND logic gates. In particular we observe how typical quantities like noise margin and static power vary in relation to temperature and supply voltage. At last we find that generally the most critical working condition is at high temperatures with some exceptions depending on supply voltage applied.
Effects of Temperature in CNTFET-Based Design of Digital Circuits / Gelao, G.; Marani, R.; Perri, A. G.. - In: ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY. - ISSN 2162-8769. - STAMPA. - 7:3(2018), pp. 41-48. [10.1149/2.0261803jss]
Effects of Temperature in CNTFET-Based Design of Digital Circuits
G. Gelao;R. MaraniMethodology
;A. G. Perri
Conceptualization
2018-01-01
Abstract
In this paper we simulate the effects of temperature in CNTFETs-based digital circuits, enhancing a compact model, already proposed by us, in which the temperature variation in the drain current equation and in energy bandgap is considered. Using ADS software, we simulate some basic digital circuits including NOT, NOR and NAND logic gates. In particular we observe how typical quantities like noise margin and static power vary in relation to temperature and supply voltage. At last we find that generally the most critical working condition is at high temperatures with some exceptions depending on supply voltage applied.I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.