Optimization of FPGA-based test strategy for high resolution ADC