Layout-Based Defect Analysis of Closed Geometry NMOS Transistor Designs