The widespread use of Field Programmable Gate Array (FPGA) in the consumer electronics market makes designers integrate more and more solutions with these programmable logic devices. In this paper, the authors use a CYCLONE V 5CSEMA5FC31C6N Altera-Intel FPGA in order to implement a UART-to-Bell202converter for the direct interfacing of an FPGA with an analogue line on the voice band, not still available for industrial and consumer electronic for communications applications. In particular, a transmitter is created with an Audio Shift Keying modulation without phase continuity, capable of converting UART signals coming from any UART transmitter (for example a personal computer, PC) into a modulated signal. The design has been performedusing the Terasic DE1-SoC developmentboard, while instrumental tests have been performed with a ZEROPLUS LAP-C logic states analyzer and a CML1102 oscilloscope
Design of a UART –to- Bell202 converter SoC by using Altera-Intel FPGA / Giorgio, Agostino; Paris, Francesco. - In: INTERNATIONAL JOURNAL OF ADVANCED ENGINEERING RESEARCH AND APPLICATIONS. - ISSN 2454-2377. - ELETTRONICO. - 5:1(2019).
Design of a UART –to- Bell202 converter SoC by using Altera-Intel FPGA
Agostino Giorgio
;
2019-01-01
Abstract
The widespread use of Field Programmable Gate Array (FPGA) in the consumer electronics market makes designers integrate more and more solutions with these programmable logic devices. In this paper, the authors use a CYCLONE V 5CSEMA5FC31C6N Altera-Intel FPGA in order to implement a UART-to-Bell202converter for the direct interfacing of an FPGA with an analogue line on the voice band, not still available for industrial and consumer electronic for communications applications. In particular, a transmitter is created with an Audio Shift Keying modulation without phase continuity, capable of converting UART signals coming from any UART transmitter (for example a personal computer, PC) into a modulated signal. The design has been performedusing the Terasic DE1-SoC developmentboard, while instrumental tests have been performed with a ZEROPLUS LAP-C logic states analyzer and a CML1102 oscilloscopeFile | Dimensione | Formato | |
---|---|---|---|
20190501001.pdf
accesso aperto
Tipologia:
Versione editoriale
Licenza:
Creative commons
Dimensione
1.93 MB
Formato
Adobe PDF
|
1.93 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.