CORRELATION BETWEEN LATCH-UP HYSTERESIS AND WINDOW EFFECTS IN COMMERCIAL CMOS IC'S BY MEANS OF IR MICROSCOPY AND SCANNING LASER MICROSCOPY