In this paper we review design criteria to evaluate the performance of typical analog and digital (A/D) circuits based on CNTFET, both in SPICE, using ABM library, and in Verilog-A, using a semi-empirical compact model for CNTFETs already proposed by us. The obtained results, with reference to a design of a phase shift oscillator, as example of analog circuit, are the same in static simulations and comparable in dynamic simulations. However using Verilog-A the simulation run time is much shorter and the software is much more concise and clear than schemes using ABM blocks in SPICE. Then we review a procedure in order to carry out static and dynamic analysis of basic digital circuits. In particular, to carry out the dynamic analysis, we consider both the quantum capacitance effects and the sub-threshold current. At last we analyze the timing performances of a NOT gate in order to define the optimal working conditions, emphasizing that the proposed method can be used to analyze the timing performance of any CNTFET-based logic gate.

Design criteria of CNTFET-based A/D circuits: a review / Marani, Roberto; Perri, Anna Gina. - In: INTERNATIONAL JOURNAL OF ADVANCES IN ENGINEERING AND TECHNOLOGY. - ISSN 2231-1963. - ELETTRONICO. - 14:2(2021), pp. 17-37.

Design criteria of CNTFET-based A/D circuits: a review

Roberto Marani;Anna Gina Perri
2021-01-01

Abstract

In this paper we review design criteria to evaluate the performance of typical analog and digital (A/D) circuits based on CNTFET, both in SPICE, using ABM library, and in Verilog-A, using a semi-empirical compact model for CNTFETs already proposed by us. The obtained results, with reference to a design of a phase shift oscillator, as example of analog circuit, are the same in static simulations and comparable in dynamic simulations. However using Verilog-A the simulation run time is much shorter and the software is much more concise and clear than schemes using ABM blocks in SPICE. Then we review a procedure in order to carry out static and dynamic analysis of basic digital circuits. In particular, to carry out the dynamic analysis, we consider both the quantum capacitance effects and the sub-threshold current. At last we analyze the timing performances of a NOT gate in order to define the optimal working conditions, emphasizing that the proposed method can be used to analyze the timing performance of any CNTFET-based logic gate.
2021
Design criteria of CNTFET-based A/D circuits: a review / Marani, Roberto; Perri, Anna Gina. - In: INTERNATIONAL JOURNAL OF ADVANCES IN ENGINEERING AND TECHNOLOGY. - ISSN 2231-1963. - ELETTRONICO. - 14:2(2021), pp. 17-37.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11589/226898
Citazioni
  • Scopus ND
  • ???jsp.display-item.citation.isi??? ND
social impact