In this paper we review a procedure to design a full adder circuit based on CNTFET technology. In particular the proposed circuit is based on NAND and NOT logic gates. Using ADS software, we describe the procedure to determine the velocity, delay and power delay product (PDP), showing moreover the improvements obtained with CNTFET technology compared to CMOS one.

Review-Design of a Novel Full Adder Circuit based on CNTFET Technology

Roberto Marani
Software
;
Anna Gina Perri
Methodology
2022-01-01

Abstract

In this paper we review a procedure to design a full adder circuit based on CNTFET technology. In particular the proposed circuit is based on NAND and NOT logic gates. Using ADS software, we describe the procedure to determine the velocity, delay and power delay product (PDP), showing moreover the improvements obtained with CNTFET technology compared to CMOS one.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11589/239344
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • Scopus ND
  • ???jsp.display-item.citation.isi??? 1
social impact