An Approach to the Analysis of the CMOS Differential Stage With Active Load and Single-Ended Output