A new technique for a simple and realistic worst case analysis of CMOS circuit structures is presented. This methodology preserves correlation between model paranietcrs and provides results similar to those produced by extensive Monte Carlo simulations, comparing favourably to other traditional worst case tcchniques in terms of result accuracy and computational effort required.

Fast and Realistic Worst Case Analysis of CMOS Integrated Circuits / Matarrese, G.; Marzocca, C.; Corsi, F.. - In: ELECTRONICS LETTERS. - ISSN 0013-5194. - STAMPA. - 37:6(2001), pp. 350-351. [10.1049/el:20010254]

Fast and Realistic Worst Case Analysis of CMOS Integrated Circuits

G. Matarrese;C. Marzocca;F. Corsi
2001-01-01

Abstract

A new technique for a simple and realistic worst case analysis of CMOS circuit structures is presented. This methodology preserves correlation between model paranietcrs and provides results similar to those produced by extensive Monte Carlo simulations, comparing favourably to other traditional worst case tcchniques in terms of result accuracy and computational effort required.
2001
Fast and Realistic Worst Case Analysis of CMOS Integrated Circuits / Matarrese, G.; Marzocca, C.; Corsi, F.. - In: ELECTRONICS LETTERS. - ISSN 0013-5194. - STAMPA. - 37:6(2001), pp. 350-351. [10.1049/el:20010254]
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11589/755
Citazioni
  • Scopus 1
  • ???jsp.display-item.citation.isi??? 0
social impact